

LI-C. WANG

Professor, Department of Electrical and Computer Engineering
Director of Computer Engineering Program, College of Engineering
University of California, Santa Barbara, CA 93106-9560

CONTACT: Email: licwang@ece.ucsb.edu, Phone: 805-886-6017

EDUCATION:

Ph.D. Electrical and Computer Engineering, University of Texas, Austin, May 1996
Master of Science in Computer Sciences, University of Texas at Austin, December 1991
B.S. in Computer Engineering, National Chao-Tung University, May 1986

COURSES TAUGHT at UCSB:

ECE 156A Digital Design with VHDL and Synthesis (undergraduate) – every Fall quarter since 2001
ECE 156B Computer-Aided Design of VLSI (undergraduate) – Spring quarter 2003, and every Winter quarter since 2004
ECE 255B VLSI Design Validation (graduate) – Winter quarter 2002 and 2003, and every Spring quarter since 2004 until 2013, every winter quarter since 2015
ECE 255A VLSI Testing Techniques (graduate) – Spring quarter 2014
ECE 154 Introduction to Computer Architecture (undergraduate) – Winter quarter 2001
ECE 15B Computer Organization (undergraduate) – Spring quarter 2001 and 2003

PIROR INDUSTRIAL APPOINTMENTS:

Software engineer, Motorola, Inc., Austin, Texas, 1/99-12/00 (part-time)
Software engineer, Motorola, Inc., Austin, Texas, 3/96-12/98
Technical Staff, Mathematics Research, AT&T Bell Labs, Murray Hill, NJ, 91-95 summers

PRIOR ACADEMIC APPOINTMENT:

Associate Professor, Department of Electrical and Computer Engineering, University of California, Santa Barbara, Summer/2004-Summer/2010
Assistant Professor, Department of Electrical and Computer Engineering, University of California, Santa Barbara, Jan/2001-Summer/2004
Assistant Professor, Department of Electrical Engineering, Texas A&M University, College Station, Texas, Spring/99-Fall/00

PROFESSIONAL ACTIVITIES:

Guest Co-editors

- IEEE Design & Test of Computers, special issue on *Speed Test and Speed Binning for complex ICs*, Sept-Oct, 2003
- IEEE Design & Test of Computers, special issue on *Functional Verification and Testbench Generation*, March-April, 2004
- IEEE Design & Test of Computers, special issue on *Advances in Functional Validation through Hybrid Techniques*, March-April 2007
- ACM Transactions on Design Automation of Electronics Systems, on *Verification Challenges in the Concurrent World*, 2012
- Journal of Electronic Testing, on *Test and Verification Challenges for Future Microprocessors and SoC Designs*, 2013

- IEEE Design & Test of Computers, special issue on *Emerging Challenges and Solutions on SoC Verification*, upcoming issue in early 2017

-

Editorial Service

- **Associate Editor**, IEEE Transactions on Computer-Aided Design of Integrated Systems (TCAD), 2011 to 2015, 2016 – present
- **Editorial Board**, IEEE Design & Test of Computers

Technical Program Chair

- **Technical Program Chair**, IEEE International Test Conference, 2016
- **Technical Program Co-Chair**, IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT), 2012 and 2013
- **Co-Founder and Technical Program Chair/Co-Chair**, IEEE International Workshop on Microprocessor Test and Verification (MTV), 2002 to 2015

Technical Committee Track Chair

- **Technical track chair**, IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT), Test and Verification track, 2008 to 2011
- **Technical Track Chair**, IEEE International Symposium on Quality of Electronic Design (ISQED), Design for Verification and Test (DFVT) track, , 2003 to 2011
- **Track Chair in test area**, IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2010 to 2011

Organizing Committee/General Chair

- **Steering Committee**, IEEE International Test Conference, 2015 and 2016
- **General Co-Chair**, IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT), 2014 and 2015
- **Organizing Committee**, IEEE VLSI Test Symposium (VTS), 2009 to 2011
- **Organizing Committee**, IEEE International High-Level Design Validation and Test Workshop (HLDVT), 2008
- **Steering and organizing committee**, IEEE International Test Synthesis Workshop, 2001 to 2010

Technical Program Committee

- IEEE VLSI Test Symposium (VTS), 2002 to 2005, 2013 to 2015
- IEEE Asian Test Symposium (ATS), 2004 to 2005, 2008, 2010, 2011, 2013-2015
- IEEE International Test Conference (ITC), 2007 to 2015
- ACM/IEEE Design Automation Conference (DAC), 2014 and 2015
- IEEE/ACM European Design Automation and Test Conference (DATE), 2008 to 2009, 2014 and 2015
- ACM/IEEE Great-Lake VLSI Test symposium, 2015
- ACM/IEEE International Conference on Computer-Aided Design (ICCAD), 2009
- IEEE International On-line Test Symposium, 2009 to 2011
- IFIP/IEEE International Conference on VLSI, 2014
- Haifa Verification Conference, 2012 and 2013
- IEEE International Conference on Computer Design (ICCD), 2004 to 2006
- IEEE International High-Level Design Validation and Test Workshop (HLDVT), 2003 to 2010
- ACM SIGDA Technical Committee on Verification, 2009

AWARDS AND HONOR:

Best Paper Award, IEEE International Test Conference, 2014

Technical Excellence Award, Semiconductor Research Corporation (SRC)

(<https://www.src.org/award/tech-excellence/>), 2010

Best Paper Award, IEEE International Symposium on VLSI Design, Automation and Test, 2011

Best Student Paper Award, IEEE International Symposium on VLSI Design, Automation and Test, 2008

Best Paper Award, Design Automation and Test in Europe (DATE) 2003

Best Paper Award, IEEE VLSI Test Symposium (VTS) 1999

Best Paper Award, European Design Automation and Test Conference (DATE) 1998

Best Paper Award Candidate, ACM/IEEE Design Automation Conference (DAC), 2008 and 2010

Best Paper Award Candidate, ACM/IEEE Asia-Pacific Design Automation Conference (ASP-DAC) 2003

Best Panel Award, IEEE VLSI Test Symposium (VTS) 2003

TUTORIALS GIVEN:

- **On Data Mining/Big Data Analytics for Design Automation and Test**
 - “*Big Data Analytics in VLSI Design Automation and Test – Principles, Challenges, and Promises*” (Full-day tutorial at National Tsing-Hua University, Taiwan, April 2015)
 - “*Data Mining in Design & Test - Principles and Practices*” (Half day tutorial presented at National Cheng-Kung University, Tainan, Taiwan, May 2014)
 - “*Data Mining in Design & Test - Principles and Practices*” (Half day tutorial presented at Industrial Technology Research Institute (ITRI), HsinChu, Taiwan, November 2013)
 - “*Data Mining in Design & Test - Principles and Practices*” (Full day tutorial presented at Intel Corporation, Hillsboro, OR, October 2013)
 - “[*Data Mining in Design & Test - Principles and Practices*](#)” – April 2014
(**Click the title to download the PowerPoint slides**)
(Half day tutorial presented as a special event for IEEE CEDA/Austin Texas chapter)
 - “*Data Mining in Test - Principles and Practices*” (3-hour tutorial presented at IEEE Asian Test Symposium, 2013)
 - “*Data Mining in Test & Verification - Principles and Practices*” (Half day tutorial presented at IEEE International Test Conference, 2013 as part of IEEE TTEP tutorial program; Co-Presenter: Magdy S. Abadir)

- **Timing analysis, validation and post-silicon timing validation**
 - “*Dealing with timing issues for sub-100nm designs*”
(Full day tutorial presented at IEEE International Test Conference 2005, 2006 and 2007;
Full day tutorial presented at IEEE VLSI Test Symposium, 2007;
as part of the IEEE TTEP tutorial program; Co-Presenter: Magdy S. Abadir)

- **Microprocessor Verification and Validation**
 - “*Validation and Verification of High-Performance Microprocessors and SoCs: Challenges and Solutions*” (Full day tutorial presented at IEEE International Test Conference, 2003, as part of the IEEE TTEP tutorial program; Co-Presenter: Magdy S. Abadir)
 - “*Validation and Verification of Complex Digital Systems -- A Practical Perspective*” (Full day tutorial presented at IEEE International Test Conference, 2001, as part of the IEEE TTEP tutorial program; Co-Presenter: Magdy S. Abadir)
 - “*Validation and Verification of Complex Digital Systems – An Industrial Perspective*” (Half day tutorial presented at International Symposium on Quality of Electronic Design (ISQED), 2001)

- “*Validation and Verification of Complex Digital Systems -- A Practical Perspective*” (Full day tutorial presented at IEEE VLSI Test Symposium, 2001, as part of the IEEE TTEP tutorial program; Co-Presenter: Magdy S. Abadir)
- **Formal Verification**
 - “*Recent Advances in Verification: Equivalence Checking and SAT Solvers*” – tutorial B.1, European Design and Test Conference (DATE), 2003 (As part of the IEEE TTEP tutorial program; Lead-Presenter: Dhiraj Pradhan, Magdy S. Abadir)

LECTURES AND PRESENTATIONS:

- **Data Mining in Design Automation and Test**
 1. “*Data Mining in EDA & Test – Principles, Opportunities, and Challenges*” at Intel Haifa symposium, Nov 2015
 2. “*Machine Learning in Simulation Based Analysis*” at ACM/IEEE International Symposium on Physical Design (ISPD), 2015
 3. “*Data Mining in Functional Test Content Optimization*” at IEEE Asian South Pacific Design Automation Conference, Jan 2015
 4. “*Data Mining in EDA - Basic Principles, Promises, and Constraints*” at ACM/IEEE Design Automation Conference, 2014
 5. “*Data Mining in Design and Test Processes - Basic Principles and Promises*” at ACM/IEEE International Symposium on Physical Design (ISPD), 2013
 6. “*Data Mining Research and Applications in Test & Verification*” at Intel Corporation, June 2012
 7. “*Mining Test Data and Applications*” at MediaTek, Inc. HsinChu, Taiwan, April 2012
 8. “*Multivariate Approaches for Learning Parametric Test Data*” at Qualcomm, San Diego, Aug 2011
 9. “*Knowledge discovery in design and test data*” at SRC eWorkshop, Aug 2010
 10. “*Gaps & research vectors In SOC validation & test - a data mining perspective*” at Intel Corporation, Nov 2010
 11. “*Data learning based diagnosis*” at Asian South Pacific Design Automation Conference (ASP-DAC), Jan 2010
 12. “*Data mining and machine learning - applications in test, diagnosis, and more*” at DT3 workshop with International Test Conference, Nov 2010
 13. “*Mining Test Data and Applications*” at AMD, Austin, Texas, May 2010
 14. “*Knowledge Discovery in Test Data*” at Freescale Semiconductor Inc., Austin, Texas, May 2010
 15. “*Model-to-hardware Correlation - Design Automation Perspective*” at Smart Grid Workshop with Design Automation Conference 2010, June 2010
 16. “*Kernel based learning for simulation efficiency*” at National Tsing-Hua University, HsinChu, Taiwan, Dec 2008
 17. “*Data learning framework for diagnosis based yield optimization*” at National Chiao-Tung University, HsinChu, Taiwan, Dec 2008
 18. “*Data learning framework for diagnosis based yield optimization*” at National Cheng-Kung University, Tainan, Taiwan, Dec 2008
 19. “*A path-based learning framework for learning design-related information*” at SRC eWorkshop, July 2008
 20. “*Simulation data mining for functional verification*” at AMD, Austin, Texas, April 2008
 21. “*Closing design-silicon timing gap by learning from a set of paths*” at IBM Austin Research Center, Austin, Texas, Dec 2007
 22. “*Timing risk evaluation - A statistical perspective*” at LSI Corporation, Milpitas, CA, July 2007

23. "*Finding answers and making decisions based on test data - a statistical perspective*" at IBM T J Watson Research Center, New York, July 2007
 24. "*Design-Silicon Timing Correlation --- A Data Mining Perspective*" at AMD Austin Design Center, Austin, Texas, Feb 2007
 25. "*Finding Answers in Test Data - from diagnosis to statistical data mining*" at Strategy CAD Lab, Intel Corporation, Hillsboro, Oregon, Jan 2007
 26. "*Dealing with timing dependent effects in the presence of timing variation*" at Test Technology, Intel Corporation, Santa Clara, California, Sep 2006
 27. "*Applications of Learning Algorithms in Statistical Testing*" at National Tsing-Hua University, HisnChu, Taiwan, Aug 2006
 28. "*Dealing with Timing - A Statistical Perspective*" at Mentor Graphics Corporation, Oregon
 29. "*Simulation data mining for functional test pattern justification*" at National Tsing-Hua University, HisnChu, Taiwan, Dec 2005
 30. "*Simulation data mining for functional test pattern justification*" at Freescale, Austin, Texas, Sep 2005
- **Speed test, delay test and performance validation**
 1. "*Statistical Timing Tools and Methodologies for Speed Test and Performance Validation*" at Texas Instruments, Dallas, Texas, Oct 2005
 2. "*Statistical Timing Tools for Speed Test and Validation*" at IBM Austin Research Center, Austin, Texas, July 2005
 3. "*Statistical Timing Tools and Methodologies for Speed Test and Performance Validation*" at Stanford University, Center for Reliable Computing, July 2005
 4. "*Test with variations*" at LSI Logic, Dec 2004
 5. "*Test with variations*" at ECE department, USC, Dec 2004
 6. "*Statistical Tools and Methodologies For Delay Test and Timing Validation*" at Department of EE, University of Washington, Seattle, May 2003
 7. "*Statistical Tools and Methodologies For Delay Test and Timing Validation*" at Department of Electrical Engineering, University of Southern California, May 2003
 8. "*Statistical Tools and Methodologies For Delay Test and Timing Validation*" at UC-Irvine, May 2003
 9. "*Statistical Frameworks For Delay Test and Timing Validation*" at Intel Austin Design Center, Austin, TX, June 2002
 10. "*Statistical Frameworks For Delay Test and Timing Validation*" at Agilent, San Jose, CA, June 2002
 11. "*Statistical Frameworks For Delay Test and Timing Validation*" at Texas Instruments, Dallas, TX, June 2002

PHD STUDENTS SUPERVISED:

1. Tao Feng (Google) - 2003
2. Leonard Lee (Cadence) - 2005
3. Ben Lee (startup) - 2006
4. Charles H.P. Wen (National Chao-Tung Univ., Taiwan) - 2006
5. Pouria Bastani (Intel) - 2008
6. Onur Guzey (Istanbul Sehir U., Turkey) - 2008
7. Sean Wu (TPK, Taiwan) - 2008
8. Nick Callegari (nVidia) - 2009
9. Hui Li (Intel) - 2010
10. Po-Hsien Chang (Oracle) - 2011
11. Janine Chen (AMD) - 2010
12. Gagi Drmanac Intel) - 2011
13. Nik Sumikawa (Freescale) - 2013
14. Vinayak Kamath (AMD) - 2014
15. Wen Chen (Freescale) - 2014
16. Samatha Alt (Intel) - 2014

PUBLICATIONS:

More than 140 papers published in the areas of electronic design automation and test.

According to Google Citation Indices

- Citations: 2144
- h-index: 28 (28 papers each with at least 28 citations)

A short summary: Professor Wang's research works can be generally divided into two categories: (1) In the last 10 years, his research focused more on Data Mining in EDA and Test applications. (2) Earlier in this career, his research comprises a number of important topics, including Microprocessor Embedded Array Verification, Statistical Timing Analysis and Critical Path, Statistical Delay Testing, circuit SAT solver, and Defect-Oriented Testing. Selected papers are organized for each topic below, in **Sections A-M**.

(Selected papers can be downloaded by clicking on the title to follow the hyperlink)

A. Recent Invited Papers on Data Mining

- [1] ["Machine Learning in Simulation Based Analysis"](#)
Li-C. Wang and Malgorzata Marek-Sadowska,
2015 ACM/IEEE International Symposium on Physical Design (ISPD), 8 pages
- [2] ["Data Mining in Functional Test Content Optimization"](#)
Li-C. Wang,
2015 ACM/IEEE Asian South Pacific Design Automation Conference (ASP-DAC), 8 pages.
- [3] ["On Application of Data Mining in Functional Debug"](#)
Kuo-Kai Hsieh, Wen Chen, Li-C. Wang, Jayanta Bhadra
2014 ACM/IEEE International Conference on Computer-Aided Design (ICCAD), 8 pages
- [4] ["Data Mining in EDA – Basic Principles, Promises, and Constraints"](#)
Li-C. Wang and Magdy S. Abadir,
2014 ACM/IEEE Design Automation Conference, pp 1-6.

- [5] [“Data Mining in Design and Test Processes – Principles and Promises,”](#)
Li-C. Wang,
2013 IEEE International Symposium on Physical Design (ISPD), pp 41-42

B. Data Mining for Design-Silicon Timing Mismatch Analysis and Speedpath analysis

(a) Design-Silicon Timing Mismatch Analysis

- [6] [“Mining AC Delay Measurements for Understanding Speed-limiting Paths”](#)
Janine Chen, Brendon Bolin, Li-C. Wang, Jing Zeng, Dragoljub (Gagi) Drmanac, and Michael Mateja,
2010 IEEE International Test Conference, 2010, pp 1-10.
- [7] [“Classification rule learning using subgroup discovery of cross-domain attributes responsible for design-silicon mismatch”](#)
Nicholas Callegari, Dragoljub (Gagi) Drmanac, Li-C. Wang, Magdy S. Abadir,
2010 ACM/IEEE Design Automation Conference (DAC), pp 374-379
(Nominated for Best Paper Award)
- [8] [“Feature-Ranking Methodology to Diagnose Design-Silicon Timing Mismatch”](#)
Pouria Bastani, Nick Callegari, Li-C. Wang, Magdy S. Abadir,
2010 IEEE Design & Test, Volume 27, Issue 3, May-June 2010, pages 42-53
- [9] [“Data Learning Based Diagnosis”](#)
Li-C. Wang,
2010 ACM/IEEE Asia and South Pacific Design Automation Conference (ASP-DAC),
pages 247-254
- [10] [“A Statistical Diagnosis Approach Analyzing Design-Silicon Timing Mismatch”](#)
Nicholas Callegari, Pouria Bastani, Li-C. Wang, Magdy Abadir,
2009 IEEE Transactions on Computer-Aided Design of Integrated Circuits (TCAD),
Volume 28, Issue 11, Nov. 2009, Pages 1728-1741
- [11] [“Diagnosis of design-silicon timing mismatch with feature encoding and importance ranking – the methodology explained”](#)
Pouria Bastani, Nick Callegari, Li-C. Wang, Magdy S. Abadir,
2008 IEEE International Test Conference (ITC) 2008, pp. 1-10.
- [12] [“Statistical Diagnosis of Unmodeled Systematic Timing Effects”](#)
Pouria Bastani, Nicholas Callegari, Li-C. Wang, Magdy S. Abadir,
2008 ACM/IEEE Design Automation Conference, June 2008, pages 355-360.
- [13] [“Linking Statistical Learning to Diagnosis”](#)
Bastani, Pouria; Wang, Li-C; Abadir, Magdy S.,
2008 IEEE Design & Test of Computers, Vol 25, Issue 3, pages 232-239.
- [14] [“An Improved Feature Ranking Method for Diagnosis of Systematic Timing Uncertainty”](#)
Pouria Bastani, Nicholas Callegari, Li-C. Wang, Magdy Abadir
2008 IEEE International Symposium on VLSI Design, Automation, and Test, HsinChu,
Taiwan, pages 101-104. **(Best Student Paper Award)**
- [15] [“Analyzing the risk of timing modeling based on path delay tests”](#)
Bastani, Pouria; Lee, Benjamin N.; Wang, Li-C.; Sundareswaran, Savithri; Abadir, Magdy S.,
2007 IEEE International Test Conference, pp. 1-10. Digital Object Identifier
10.1109/TEST.2007.4437587
- [16] [“Design-Silicon Timing Correlation --- A Data Mining Perspective”](#)
Li-C. Wang, Pouria Bastani, Magdy S. Abadir,
2007 ACM/IEEE Design Automation Conference (DAC), June, 2007, pp 384-389

(b) Post-Silicon Speedpath Analysis

- [17] “[*Feature based similarity search with application to speedpath analysis*](#)”
Nicholas Callegari, Li-C. Wang, Pouria Bastani,
2009 IEEE International Test Conference (ITC), pp. 1-10.
- [18] “[*Speedpath Analysis Based on Hypothesis Pruning and Ranking*](#)”
Nicholas Callegari, Li-C. Wang, Pouria Bastani,
2009 ACM/IEEE Design Automation Conference, pp. 346-351.
- [19] “[*Path selection for monitoring unexpected systematic timing effects*](#)”
Nicholas Callegari, Pouria Bastani, Li-C. Wang, Sreejit Chakravarty, Alexander Tetelbaum,
2009 ACM/IEEE Asia and South Pacific Design Automation Conference, pages 781-786.
- [20] “[*Speedpath Prediction Based on Learning from a Small Set of Examples*](#)”
Pouria Bastani, Kip Killpack, Li-C. Wang, Eli Chiprout,
2008 ACM/IEEE Design Automation Conference, June 2008, pages 217-222.
(nominated for the Best Paper Award)

C. Data Mining in RTL Functional Verification

(c) Reducing Simulation Cost

- [21] “[*Novel Test Detection to Improve Simulation Efficiency – A Commercial Experiment*](#)”
Wen Chen, Nik Sumikawa, Li-C. Wang, Jayanta Bhadra, Xiushan Feng, Magdy S. Abadir,
2012 ACM/IEEE International Conference on Computer-Aided Design, pp. 101-108
- [22] “[*Novel Test Analysis to Improve Structural Coverage*](#)”
Wen Chen, Li-C. Wang, Jayanta Bhadra, Magdy Abadir,
2013 International Symposium on VLSI Design Automation and Test (VLSI-DAT), pp 1-4.
- [23] “[*Online Selection of Effective Functional Test Programs Based on Novelty Detection*](#)”
Po-Hsien Chang, Dragoljub (Gagi) Drmanac, and Li-C. Wang,
2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp 762-769.
- [24] “[*A Kernel-Based Approach for Functional Test Program Generation*](#)”
Po-Hsien Chang, Li-C. Wang, Jayanta Bhadra,
2010 IEEE International Test Conference, pp. 1-10.
- [25] “[*Increasing the efficiency of simulation-based functional verification through unsupervised support vector analysis*](#)”
Onur Guzey, Li-C. Wang, Jeremy Levitt, Harry Foster ,
2010 IEEE Transactions on Computer-Aided Design of Integrated Circuits (TCAD),
Volume 29, Issue 1, Jan 2010, Pages 138-148
- [26] “[*Functional Test Selection Based on Unsupervised Support Vector Analysis*](#)”
Onur Guzey, Li-C. Wang, Jeremy Levitt, Harry Foster,
2008 ACM/IEEE Design Automation Conference, June 2008, pages 262-267.

(d) Improving Test Content and Coverage

- [27] “[*Simulation Knowledge Extraction and Reuse in Constrained Random Processor Verification*](#)”
Wen Chen, Li-C. Wang, Jayanta Bhadra,
2013 ACM/IEEE Design Automation Conference, pp 1-6.
- [28] “[*Functional Test Content Optimization for Peak-Power Validation - An Experimental Study*](#)”
Vinayak Kamath, Wen Chen, Nik Sumikawa, Li-C. Wang,
2012 IEEE International Test Conference (ITC), 10 pages

- [29] "[*Coverage-directed test generation through automatic constraint extraction*](#)"
Guzey, O.; Wang, L.-C.,
2007 IEEE International Workshop on High Level Design Validation and Test (HLDVT)
Page(s): 151-158

D. Data Mining for Yield, Test Cost, and Customer Return Analysis

(e) Yield

- [30] "[*Yield Optimization Using Advanced Statistical Correlation Methods*](#)"
Jeff Tikkanen, Sebastian Siatkowski, Nik Sumikawa, Li-C. Wang and Magdy S. Abadir,
2014 IEEE International Test Conference (ITC), 10 pages

(f) Customer Return Analysis

- [31] "[*Multivariate Outlier Modeling for Capturing Customer Returns – How Simple It Can Be*](#)"
Jeff Tikkanen, Nik Sumikawa, Li-C. Wang, Magdy S. Abadir,
2014 IEEE On-Line Test Symposium, pp 164 – 169
- [32] "[*A Pattern Mining Framework for Inter-Wafer Abnormality Analysis*](#)"
Nik Sumikawa, Li-C.Wang, Magdy S. Abadir,
2013 IEEE International Test Conference (ITC), 10 pages
- [33] "[*Screening Customer Returns With Multivariate Test Analysis*](#)"
Nik Sumikawa, Li-C.Wang, LeRoy Winemberg, and Magdy S. Abadir,
2012 IEEE International Test Conference (ITC), 10 pages
- [34] "[*Statistical Outlier Screening for Latent Defects*](#)"
Jeff Tikkanen, Nik Sumikawa, Li-C.Wang, LeRoy Winemberg,
2013 IEEE International Symposium on Reliability Physics (IRPS), pp. 2E 1.1-1.4
- [35] "[*Forward Prediction Based on Wafer Sort Data – A Case Study*](#)"
Nik Sumikawa, Dragoljub (Gagi) Drmanac, Li-C.Wang, LeRoy Winemberg, and Magdy S. Abadir
2011 IEEE International Test Conference (ITC), 10 pages
- [36] "[*Important Test Selection For Screening Potential Customer Returns*](#)"
Nik Sumikawa, Dragoljub (Gagi) Drmanac, LeRoy Winemberg, Li-C. Wang and Magdy S. Abadir,
2011 VLSI Design Automation and Test Symposium, pages 171-174. **(Best Paper Award)**
- [37] "[*Understanding Customer Returns From A Test Perspective*](#)"
Nik Sumikawa, Dragoljub (Gagi) Drmanac, Li-C.Wang, LeRoy Winemberg, and Magdy S. Abadir,
2011 IEEE VLSI Test Symposium (VTS), April 2011, Pages 2-7.

(g) Test Cost

- [38] "[*An Experiment of Burn-In Time Reduction Based On Parametric Test Analysis*](#)"
Nik Sumikawa, Li-C.Wang, Magdy S. Abadir,
2012 IEEE International Test Conference (ITC), 10 pages
- [39] "[*Multidimensional Parametric Test Set Optimization of Wafer Probe Data for Predicting in Field Failures and Setting Tighter Test Limits*](#)"
Dragoljub (Gagi) Drmanac, Nik Sumikawa, Li-C.Wang, LeRoy Winemberg, and Magdy S. Abadir,
2011 European Design Automation and Test Conference (DATE), March 2011, pages 794-799.
- [40] "[*Wafer Probe Test Cost Reduction of an RF/A Device by Automatic Testset Minimization: A Case Study*](#)"

Dragoljub (Gagi) Drmanac, Li-C. Wang, and Michael Laisne,
2011 IEEE International Test Conference (ITC), 10 pages

(h) Outlier Analysis

- [41] “*Generalization of An Outlier Model Into A “Global” Perspective*”
Sebastian Siatkowski, Chia-Ling Chang, Li-C. Wang, Nik Sumikawa, LeRoy Winembery,
W. Robert Daasch,
2015 IEEE International Test Conference (ITC), 10 pages
- [42] “Consistency in Wafer Based Outlier Screening”
Sebastian Siatkowski, Chia-Ling Chang, Li-C. Wang, Nik Sumikawa, W. Robert Daasch,
John Carulli,
2016 IEEE VLSI Test Symposium (VTS), to appear

E. Machine Learning in Layout Hot-Spot Prediction

- [43] “[*Predicting Variability in Nanoscale Lithography Processes*](#)”
Dragoljub (Gagi) Drmanac, Frank Liu, Li-C. Wang,
2009 ACM/IEEE Design Automation Conference, July 2009, pp. 545-550.

F. Data Mining for Fmax Prediction, Correlation between Structural Test and Functional Test

- [44] “*Predicting multi-core system Fmax by data-learning methodology*”
Janine Chen, Jing Zeng, Li-C. Wang, Michael Mateja, Jeff Rearick,
2010 VLSI Design Automation and Test Symposium, 2010, pages 220-223
(Nomination for Best Paper)
- [45] “*Correlating system test Fmax with structural test Fmax and process monitoring measurements*”
Janine Chen, Jing Zeng, Li-C. Wang, Michael Mateja,
2010 ACM/IEEE Asia and South Pacific Design Automation Conference, pages 419-424
- [46] “[*Data learning techniques and methodology for Fmax prediction*](#)”
Li-C. Wang, Janine Chen, Po-Hsien Chang, Jing Zeng, Stanly Yu, and Michael Metaja,
2009 IEEE International Test Conference (ITC), pp. 1-10.

G. Very First Work in Data Mining

- [47] “[*On path-based learning and its applications in delay test and diagnosis*](#)”
Li-C. Wang, T.M. Mak, Kwang-Ting Cheng, Magdy S. Abadir,
2004 ACM/IEEE annual conference on Design automation, June 2004, pp. 492 – 497.
- [48] “[*Regression Simulation: Applying Path-based Learning In Delay Test and Post-Silicon Validation*](#)”
Li-C. Wang
2004 European Design Automation and Test Conference, March 2004, 2 pages.

H. Delay Testing With Statistical Learning and Simulation

- [49] “*Minimizing Outlier Delay Test Cost in the Presence of Systematic Variability*”
Dragoljub (Gagi) Drmanac, Brendon Bolin, Li-C. Wang, Magdy S. Abadir,
2009 IEEE International Test Conference (ITC), pp. 1-10.
- [50] “[*A Study of Outlier Analysis Techniques for Delay Testing*](#)”
Sean H. Wu, Dragoljub (Gagi) Drmanac, Li-C. Wang,
2008 IEEE International Test Conference (ITC), pp. 1-10.
- [51] “[*Statistical Analysis and Optimization of Parametric Delay Test*](#)”
Wu, Sean H.; Lee, Benjamin N.; Wang, Li-C.; Abadir, Magdy S.
2007 IEEE International Test Conference, pp. 1-10.

- [52] [“Issues on Test Optimization with Known Good Dies and Known Defective Dies – A Statistical Perspective”](#)
Benjamin Lee, Li-C. Wang, Magdy S. Abadir,
2006 IEEE International Test Conference (ITC), page 1-10.
- [53] [“Hazard-Aware Statistical Timing Simulation and its Application in Screening Frequency-Dependent Defects”](#)
Benjamin Lee, Hui Li, Li-C. Wang, Magdy S. Abadir,
2005 IEEE International Test Conference (ITC), Austin, Texas, Page(s): 91-100.
- [54] [“Reducing Pattern Delay Variations for Screening Frequency-Dependent Defects”](#)
Benjamin N. Lee, Li-C. Wang, Magdy S. Abadir,
2005 VLSI Test Symposium, May 2005, Page(s): 153-159.

I. Statistical Timing Analysis and Critical Path Selection

- [55] [“Refined Statistical Static Timing Analysis Through Learning Spatial Delay Correlations”](#)
Benjamin Lee, Li-C. Wang, Magdy S. Abadir,
2006 ACM/IEEE Design Automation Conference (DAC), July, 2006, pp 149-154.
- [56] [“Static Statistical Timing Analysis for Latch-based Pipeline Design”](#)
Mango C-T Chao, Li-C. Wang, Kwang-Ting Cheng, Sandip Kundu,
2004 IEEE/ACM International Conference on Computer-Aided Design, pp. 468 – 472.
- [57] [“Critical path selection for delay fault testing based upon a statistical timing model”](#)
Li-C. Wang, Jing-Jia Liou; K-T Cheng.
2004 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,
Volume 23, Issue 11, Nov. 2004 Page(s):1550 – 1565.
- [58] [“False-Path-Aware Statistical Timing Analysis and Efficient Path Selection for Delay Testing and Timing Validation”](#)
J-J. Liou, A. Krstic, L-C. Wang, and K-T. Cheng,
2002 ACM/IEEE Design Automation Conference, pp. 566-569

J. Defect-Oriented Testing

- [59] [“Defect-Oriented Testing and Defective-Part-Level Prediction,”](#)
J. Dworak, J.D. Wicker, S. Lee, M.R. Grimalia, M.R. Mercer, K.M. Butler, B. Stewart, and
Li-C. Wang,
2001 IEEE Design and Test of Computers, vol 18, no.1, pp. 31-39, Jan/Feb.
- [60] [“Defect-Oriented Testing and Defective-Part-Level Prediction,”](#)
J. Dworak, J.D. Wicker, S. Lee, M.R. Grimalia, M.R. Mercer, K.M. Butler, B. Stewart, and
Li-C. Wang,
2001 IEEE Design and Test of Computers, vol 18, no.1, pp. 31-39, Jan/Feb.
- [61] [“On the Superiority of DO-RE-ME/MPG-D Over Stuck-at Based Defective Part Level Prediction,”](#)
J. Dworak, M.R. Grimalia, B. Cobb, T-C Wang, Li-C. Wang, and M.R. Mercer,
2000 Proc. of IEEE Asian Test Symposium, Taipei, Taiwan, pp. 151-157, December.
- [62] [“Enhanced DO-RE-ME Based Defect Level Prediction Using Defect Site Aggregation-MPG-D,”](#) J. Dworak, M.R. Grimalia, S. Lee, Li-C. Wang, and M.R. Mercer,
2000 Proc. of the IEEE International Test Conference, Atlantic City, NJ, pp. 930-939
- [63] [“Modeling the Probability of Defect Excitation for a Commercial IC with Implications for Stuck-At Fault-Based ATGP Strategies,”](#)
J. Dworak, M. Grimalia, S. Lee, Li-C. Wang, and R.M. Mercer,
1999 IEEE International Test Conference, Atlantic City, NJ, Sept. 28-30, pp. 1031-1036.

- [64] “[*REDO-Random Excitation and Deterministic Observation-First Commercial Experiment*](#),”
M. Grimalia, S. Lee, J. Dworak, K.M. Butler, B. Stewart, H. Balachandran, B. Houchins, V. Mathur, J. Park, Li-C. Wang, and M. Ray Mercer,
1999 IEEE VLSI Test Symposium, Dana Point, CA, April 25-29, pp. 268-274.
(Best Paper Award)
- [65] “*Using Target Faults to Detect Non-Target Defects*,”
Li-C. Wang, M. Ray Mercer, and Thomas W. Williams,
1996 International Test Conference, Washington D.C., October 20-25, pp. 629-638.
- [66] “[*On Efficiently and Reliably Achieving Low Defective Part Levels*](#),”
Li-C. Wang, M. Ray Mercer, and Thomas W. Williams,
1995 International Test Conference, Washington D.C., October 21-25, pp. 616-625.
- [67] “*On the Decline of Test Efficiency as Fault Coverage Approaches 100%*,”
Li-C. Wang, M. Ray Mercer, Sophia W. Kao, and Thomas W. Williams,
1995 IEEE VLSI Test Symposium, Princeton, N.J., April 30-May 3, pp. 74-83.

K. Selected Works in PowerPC Array Verification (others can be found later)

- [68] “*Automatic Generation of Assertions for Formal Verification of PowerPC Microprocessor Arrays Using Symbolic Trajectory Evaluation*,”
Li-C. Wang, Magdy S. Abadir, and Nari Krishnumuthy,
1998 Design Automation Conference, San Francisco, CA, June 15-19, pp. 534-537.
- [69] “*Measuring the Effectiveness of Various Design Validation Approaches for PowerPC Microprocessor Arrays*,”
Li-C. Wang, Magdy S. Abadir, and Jing Zeng,
1998 Design, Automation, and Test in Europe (DATE)
(Best Paper Award)
- [70] “*A New Validation Methodology Combining Test and Formal Verification for PowerPC Microprocessor Arrays*,”
Li-C. Wang and Magdy S. Abadir,
1997 International Test Conference, Washington D.C., November 1-6, pp. 954-963.

L. Combinational and Sequential SAT Solvers

- [71] “[*An Efficient Sequential SAT Solver With Improved Search Strategies*](#)”
Lu, F.; Iyer, M.K.; Parthasarathy, G.; Wang, L.-C.; Cheng, K.-T.; Chen, K.C.;
2005 Design, Automation and Test in Europe, 2005. March 2005 Page(s):1102 – 1107.
- [72] “*A signal correlation guided circuit SAT solver*”
Feng Lu, Li-C. Wang, Kwang-Ting Cheng, John Moondanos, Ziyad Hanna,
2004 Journal of Universal Computer Science, Vol 10, Issue 12, pages 1629-1654
- [73] “[*A Circuit SAT Solver with Signal Correlation Guided Learning*](#)”
F. Lu, L-C. Wang, K-T. Cheng, R. C-Y. Huang,
2003 European Design Automation and Test Conference, pp. 892-897
- [74] “*A Signal Correlation Guided ATPG Solver and Its Applications For Solving Difficult Industrial Cases*,”
F. Lu, L-C. Wang, K-T. Cheng, J. Moondanos, H. Ziyad,
2003 ACM/IEEE Design Automation Conference, pp. 436-441

M. Other Related Publications and Early Publications

- [75] 1991 "Parallel Algorithms and Complexity Results for Telephone Link Simulation," V. Ramachandran and Li-C. Wang, Proc. of the IEEE Symposium on Parallel and Distributed Processing, Dallas, TX, pp. 378-385.
- [76] 1993 "Experience in Massively Parallel Discrete Event Simulation," Albert G. Greenberg, Boris D. Lubachevsky, and Li-C. Wang, Proc. of the ACM Symposium on Parallel Algorithms and Architectures, Velen, Germany.
- [77] 1995 "Enhanced Testing Performance Via Unbiased Test Sets," Li-C. Wang, M. Ray Mercer, and Thomas W. Williams, Proc. of the European Design and Test Conference, Paris, France, March 6-9, pp. 294-302.
- [78] 1996 "A Better ATPG Algorithm and Its Design Principles," Li-C. Wang, M. Ray Mercer, and Thomas W. Williams, Proc. of the International Conference on Computer Design, Austin, TX, pp. 248-253.
- [79] 1996 "Enhancing Test Performance by Reducing Biases," M. Ray Mercer, Li-C. Wang, and Thomas W. Williams, IEEE Design for Testability Workshop, Boulder, CO.
- [80] 1996 "New Criteria for ATPG Design and Their Implications," Li-C. Wang, M. Ray Mercer, and Thomas W. Williams, Proc. of the IEEE European Test Workshop, Sete, France.
- [81] 1997 "On Design Error Detection of Different Validation Approaches for PowerPC Microprocessor Arrays," Li-C. Wang, Magdy S. Abadir, and Jing Zeng, Digest of Paper of IEEE International High Level Design Validation and Test Workshop, Oakland, CA, November 14-15, pp. 45-52.
- [82] 1998 "Experience in Validation of PowerPC Microprocessors," Li-C. Wang and Magdy S. Abadir, Digest of Paper of IEEE International Workshop on Microprocessor Test and Verification, Washington D.C.
- [83] 1998 "On Measuring the Effectiveness of Various Design Validation Approaches for PowerPC Microprocessor Embedded Arrays," Li-C. Wang, Magdy S. Abadir, and Jing Zeng, ACM Transactions on Design Automation (TODAES), vol. 3, no. 4, October, pp. 524-532.
- [84] 1998 "Practical Considerations in Formal Equivalence Checking of PowerPC Microprocessors," Arun Chandran, Li-C. Wang, and Magdy S. Abadir, Proc. of the Eight Great Lakes Symposium on VLSI, Lafayette, LA, February.
- [85] 1998 "On Logic and Transistor Level Design Error Detection of Various Validation Methods for PowerPC Microprocessor Arrays," Li-C. Wang, Magdy S. Abadir, and Jing Zeng, Proc. of the 16th IEEE VLSI Test Symposium, Monterey, CA, April.
- [86] 1998 "Test Generation Based on High-Level Assertion Specification for PowerPC Microprocessor Embedded Arrays," Li-C. Wang, and Magdy S. Abadir, Journal of Electronic Testing, vol. 13, pp. 121-135.
- [87] 1999 "Tradeoff Analysis for Generating High Quality Tests for Custom Circuits in PowerPC Microprocessors," Li-C. Wang and Magdy S. Abadir, Proc. of the 30th International Test Conference, Atlantic City, NJ, Sept. 28-30, pp. 830-838.
- [88] 1999 "Experience in Validation of PowerPC Microprocessor Embedded Arrays," Li-C. Wang and Magdy S. Abadir, Journal of Electronic Testing, vol. 15, pp. 191-205.
- [89] 2000 "On Efficiently Producing Quality Tests for Custom Circuits in PowerPC Microprocessors," Li-C. Wang and Magdy S. Abadir, Journal of Electronic Testing, vol. 16, no. 1/2, Feb/April, pp. 121-130.
- [90] 2001 "Analysis of Testing Methodologies for Custom Designs in PowerPC Microprocessor," M.S. Abadir, J.H. Zhu, and Li-C. Wang, Proc. of the IEEE VLSI Test Symposium, Los Angeles, CA, pp. 252-257, April.

- [91] 2001 "Module Placement with Boundary Constraints Using the Sequence-Pair Representation," J. Lai, M-S. Lin, T-C. Wang, L-C. Wang, ACM/IEEE Asia Pacific Design Automation Conference, pp. 515-520.
- [92] 2002 "Enhancing Test Efficiency for Delay Fault Testing Using Multiple-Clocked Schemes" J-J. Liou, L-C. Wang, K-T. Cheng, J. Dworak, R. Mercer, R. Kapur, T. W. Williams, ACM/IEEE Design Automation Conference, pp. 371-374, June.
- [93] 2002 "Combining ATPG and Symbolic Simulation for Efficient Validation of Embedded Array Systems," G. Parthasarathy, M. K. Iyer, T. Feng, L-C. Wang, K-T. Cheng, and M. S. Abadir, IEEE International Test Conference, Baltimore, pp 203-212, October.
- [94] 2002 "Analysis of Delay Test Effectiveness with A Multiple-Clocked Scheme," J-J. Liou, L-C. Wang, and K-T. Cheng, J. Dworak, R. Mercer, R. Kapur, T. W. Williams, IEEE International Test Conference, Baltimore, pp 407-416, October.
- [95] 2002 "On Testing High-Performance Custom Circuits without Explicit Testing of The Internal Faults," L-C. Wang, M. S. Abadir, and J. Zhu, IEEE International Test Conference, Baltimore, pp 398-406, October.
- [96] 2002 "Fortuitous Detection and its Impact on Test Set Sizes Using Stuck-at and Transition Faults," J. Dworak, J. Wingfield, B. Cobb, S. Lee, L-C. Wang, and R. Mercer, IEEE Defect and Fault-Tolerance Symposium, Vancouver BC, pp 177-185, November.
- [97] 2002 "On Theoretical and Practical Considerations of Path Selection for Delay Fault Testing," J-J. Liou, L-C. Wang, and K-T. Cheng, ACM/IEEE International Conference on Computer-Aided Design (ICCAD), San Jose, pp. 94-100, November.
- [98] 2003 "Delta-Sigma Modulator Based Mixed-signal BIST Architecture for SoC," C-K. Ong, K-T. Cheng and L-C. Wang, ACM/IEEE ASP Design Automation Conference, pp 669-674, January.
- [99] 2003 "Enhanced Symbolic Simulation For Efficient Verification of Embedded Array Systems," T. Feng, L-C. Wang, K-T. Cheng, M. Pandey, and M. S. Abadir, ACM/IEEE ASP Design Automation Conference, pp. 302-307, January.
- [100] 2003 "Experience in Critical Path Selection For Deep Sub-Micron Delay Test and Timing Validation," J-J. Liou, L-C. Wang, A. Krstic, K-T. Cheng, ACM/IEEE ASP Design Automation Conference, pp. 751-756.
- [101] 2003 "On Structural Vs. Functional Testing for Delay Faults," A. Krstic, J-J. Liou, K-T. Cheng, L-C. Wang, IEEE International Symposium on Quality Electronic Design (ISQED) pp 438-441, March.
- [102] 2003 "Delay Defect Diagnosis Based Upon Statistical Timing Models – The First Step," A. Krstic, L-C. Wang, K-T. Cheng, J-J. Liou, M. S. Abadir, European Design Automation and Test Conference, pp 328-333, March. (**Best Paper Award**)
- [103] 2003 "Diagnosis of Delay Defects Using Statistical Timing Models," A. Krstic, L-C. Wang, K-T. Cheng, J-J. Liou, IEEE VLSI Test Symposium, pp. 339-344, April.
- [104] 2003 "Enhancing Diagnosis Resolution for Delay Defects Based Upon Statistical Timing Models," A. Krstic, L-C. Wang, K-T. Cheng, J-J. Liou, T. M. Mak, ACM/IEEE Design Automation Conference, pp. 668-673, June.
- [105] 2003 "Diagnosis-Based Post-Silicon Timing Validation Using Statistical Tools and Methodologies," A. Krstic, L-C. Wang, K-T. Cheng, T. M. Mak, IEEE International Test Conference, Oct. 2003, pp. 339-348
- [106] 2003 "Using Logic Models To Predict The Detection Behavior Of Statistical Timing Defects," Li-C. Wang, A. Krstic, L. Lee, K-T. Cheng, R. Mercer, T.W. Williams, M. Abadir, IEEE International Test Conference, Oct. 2003, pp. 1041-1050.

- [107] 2003 "Enhanced Symbolic Simulation For Functional Verification of Embedded Array Systems," L-C. Wang, T. Feng, K-T. Cheng, M. Abadir, M. Pandey, Design Automation for Embedded Systems, Special Issue on Covalidation of Embedded Hardware/Software Systems
- [108] 2003 "Delay Defect Diagnosis Based Upon Statistical Timing Model --- The First Step," A. Krstic, L-C. Wang, K-T. Cheng, J-J. Liou, M. S. Abadir, IEE Proceedings Computers & Digital Techniques, Special Issue on Best Papers Volume 150, Issue 5, 22 Sept. 2003 Page(s):346-54
- [109] 2003 "Critical Path Selection For Deep Sub-Micron Delay Test and Timing Validation," J-J. Liou, L-C. Wang, A. Krstic, K-T. Cheng, IEICE Transactions, Special Issue: VLSI Design and CAD Algorithms
- [110] 2003 "A comparison of BDDs, BMC, and sequential SAT for model checking" Parthasarathy, G.; Iyer, M.K.; Cheng, K.-T.; Wang, L.C.; High-Level Design Validation and Test Workshop, 2003. Eighth IEEE International 12-14 Nov. 2003 Page(s):157 – 162.
- [111] 2004 "Safety property verification using sequential SAT and bounded model checking" Parthasarathy, G.; Iyer, M.K.; Cheng, K.-T.; Wang, L.-C.; Design & Test of Computers, IEEE Volume 21, Issue 2, Mar-Apr 2004 Page(s):132 – 143.
- [112] 2004 "Multilevel circuit clustering for delay minimization" Sze, C.N.; Ting-Chi Wang; Wang, L.-C.; Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on Volume 23, Issue 7, July 2004 Page(s):1073 – 1085.
- [113] 2004 "A new sigma-delta modulator architecture for testing using digital stimulus" Chee-Kian Ong; Kwang-Ting Cheng; Wang, L.-C.; Circuits and Systems I: Regular Papers, IEEE Transactions on, Volume 51, Issue 1, Jan. 2004 Page(s): 206 – 213.
- [114] 2004 "New challenges in delay testing of nanometer, multigigahertz designs" Mak, T.M.; Krstic, A.; Cheng, K.-T.; Wang, Li.-C.; Design & Test of Computers, IEEE Volume 21, Issue 3, May-June 2004, Page(s):241 - 248
- [115] 2004 "Efficient reachability checking using sequential SAT" Parthasarathy, G.; Iyer, M.K.; Cheng, K.T.; Wang, L.C.; Asia and South Pacific Design Automation Conference, 2004. Page(s):418 – 423.
- [116] 2004 "Jitter spectral extraction for multi-gigahertz signal" Ong, C.-K.; Hong, D.; Cheng, K.-T.; Wang, L.-C.; Asia and South Pacific Design Automation Conference, 2004. Page(s):298 – 303.
- [117] 2004 "Improved symbolic simulation by functional-space decomposition" Tao Feng; Wang, L.-C.; Kwang-Ting Cheng; Asia and South Pacific Design Automation Conference, 2004. Page(s):634 – 639.
- [118] 2004 "TranGen: a SAT-based ATPG for path-oriented transition faults" Kai Yang, Kwang-Ting Cheng, Li-C. Wang, Asia and South Pacific Design Automation Conference, 2004. Page(s): 92 – 97.
- [119] 2004 "Improved symbolic simulation by dynamic functional space partitioning" Tao Feng; Wang, L.-C.; Kwang-Ting Cheng; Lin, A.C.-C.; Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings Volume 1, 16-20 Feb. 2004 Page(s):42 - 47 Vol.1
- [120] 2004 "Pattern selection for testing of deep sub-micron timing defects" Mango; Chao, C.-T.; Wang, L.-C.; Kwang-Ting Cheng; Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings, Volume 2, 16-20 Feb. 2004 Page(s):1060 - 1065 Vol.2
- [121] 2004 "Random Jitter Extraction Technique in a Multi-Gigahertz Signal" Ong, C.-K.; Hong, D.; Cheng, K.-T.; Wang, L.-C.; Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings, Volume 2, 16-20 Feb. 2004 Page(s): 286-291. Vol 1
- [122] 2004 "A scalable on-chip jitter extraction technique" Chee-Kian Ong; Dongwoo Hong; Kwang-Ting Cheng; Wang, L.-C.; VLSI Test Symposium, 2004. Proceedings. 22nd IEEE 25-29 April 2004 Page(s):267 – 272.

- [123] 2004 “An efficient finite-domain constraint solver for circuits” Parthasarathy, G.; Iyer, M.K.; Cheng, K.T.; Wang, L.C.; Proceedings of the 41st ACM/IEEE annual conference on Design automation June 2004 Pages: 212 – 217.
- [124] 2004 “A Path-Based Methodology for Post-Silicon Timing Validation” Leonard Lee, Li-C. Wang, T. M. Mak, Kwang-Ting Cheng, IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2004, pages 713-720.
- [125] 2004 “On correlating structural tests with functional tests for speed binning of high performance design” Zeng, J.; Abadir, M.; Vandling, G.; Wang, L-C.; Kolhatkar, A.; Abraham, J.; IEEE International Test Conference, 2004. Proceedings, 26-28 Oct. 2004 Page(s):31 – 37.
- [126] 2005 “On Silicon-Based Speed Path Identification” Leonard Lee, Li-C. Wang, Praveen Parvathala, T M Mak, VLSI Test Symposium, 2004 Proceedings. 23rd IEEE 1-4 May 2005 Page(s): 35-41
- [127] 2005 “On A Software-Based Self-Test Methodology and Its Application” Charles H-P Wen, Li-C. Wang, Kwang-Ting Cheng, Kai Yang , Wei-Ting Liu , Ji-Jan Chen, VLSI Test Symposium, 2004 Proceedings. 23rd IEEE, 1-4 May 2005 Page(s): 107-113.
- [128] 2005 “Simulation-Based Functional Test Generation for Embedded Processors” C. H-P Wen, Li-C. Wang, Kwang-Ting Cheng, IEEE High-Level Design Validation and Test Workshop (HLDVT) 2005, Page(s) 3-10
- [129] 2005 “Using 2-Domain Partitioned OBDD Data Structure in an Enhanced Symbolic Simulator” Tao Feng, Li-C. Wang, Kwang-Ting Cheng, Chih-Chang Lin, ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 10, Issue 4, October 2005, Page(s): 627-650.
- [130] 2005 “Simulation-Based Target Test Generation Techniques for Improving the Robustness of a Software-Based-Self-Test Methodology” Charles, H-P Wen, Li-C. Wang, Kwang-Ting Cheng, Wei-Ting Liu, Ji-Jan Chen, IEEE International Test Conference (ITC), Austin, Texas 2005, Page(s): 936-945.
- [131] 2005 “Automatic Test Pattern Generation” Kwang-Ting Cheng, Li-C. Wang, Chapter 21 in EDA for IC Systems Design, Verification, and Testing, CRC press 2006
- [132] 2006 “Simulation-Based Functional Test Generation for Embedded Processors” C.H-P Wen, Li-C. Wang, Kwang-Ting Cheng, IEEE Transactions on Computers, Vol 55, No. 11, pp. 1335-1343.
- [133] 2006 “Simulation Data Mining for Functional Test Pattern Justification” Charles H-P. Wen, Li-C. Wang, Proceeding of 2005 IEEE Microprocessor Test and Verification workshop, pp. 76-83.
- [134] 2006 “Simulation-based functional test justification using a Boolean data miner” Charles H-P Wen, Onur Guzey, Li-C. Wang, Proceeding of 2006 IEEE International Conference on Computer Design (ICCD), session 7.1, paper 4, pp. 300-307.
- [135] 2006 “An Efficient Pruning Method to Guide the Search of Precision Tests in Statistical Timing Space” Leonard Lee, Li-C. Wang, 2006 IEEE International Test Conference (ITC), page 1-10.
- [136] 2006 “Extracting a simplified view of design functionality via vector simulation” Onur Guzey, Charles Wen, Li-C. Wang, Tao Feng, Magdy S. Abadir, IEEE International Workshop on High-level Design Validation and Test, Nov 2006, pp. 105-202
- [137] 2006 “On Bounding the Delay of a Critical Path” Leonard Lee and Li-C. Wang, IEEE/ACM International Conference on Computer-Aided Design (ICCAD) Nov 2006, pp. 81-88
- [138] 2007 “A Sruvey of Hybrid Techniques for Functional Verification” Jayanta Bhadra, Magdy S. Abadir, Li-C. Wang, Sandip Ray, IEEE Design and Test of Computer, Vol 24, Issue 2, pp. 112-122.
- [139] 2007 “Extracting a Simplified View of Design Functionality Based on Vector Simulation” Onur Guzey, Charles Wen, Li-C. Wang, Tao Feng, Hillel Miller, Magdy S. Abadir, Lecture Note in Computer Science (LNCS), Vol 4383, 2007, pp. 34-49.

- [140] 2007 “Enhancing signal controllability in functional test-benches through automatic constraint extraction” Guzey, Onur; Wang, Li-C.; Bhadra, Jayanta, IEEE International Test Conference, 2007, pp. 1-10.
- [141] 2007 “An Incremental Learning Framework for Estimating Signal Controllability in Unit-Level Verification” Wen, C.H.-P.; Wang, L.-C.; Bhadra, J., IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2007, Page(s): 250-257.
- [142] 2008 “A Clock-Less Jitter Spectral Analysis Technique” Chee-Kian Ong, Dongwoo Hong, Kwang-Ting (Tim) Cheng, Li-C Wang, IEEE Transactions on Circuits and Systems I, Vol 55, Issue 8, pages 2263-2272
- [143] 2008 “How Does Inversed Temperature Dependence Affect Timing Sign-off” Sean Wu, Alexander Tetelbaum, Li-C. Wang, IEEE International Conference on IC Design and Technology, France, 2008, pages 297-300.
- [144] 2008 “Chapter 9: Functional verification,” Hung-Pin (Charles) Wen, Li-C. Wang, Kwang-Ting Cheng., In Electronic Design Automation: Synthesis, Verification, and Test, Morgan Kaufmann publisher, Oct 24, 2008, pages 511-571.
- [145] 2008 “Refining Delay Test Methodology Using Knowledge of Asymmetric Transition Delay” Sean H. Wu, Sreejit Chakravarty, Alexander Tetelbaum, Li-C. Wang, IEEE Asian Test Symposium, 2008, pages 137-142
- [146] 2010 “Automatic assertion extraction via sequential data mining of simulation traces” Po-Hsien Chang, Li-C. Wang, ACM/IEEE Asia and South Pacific Design Automation Conference (ASP-DAC), 2010, pages 607-612
- [147] 2010 “A non-parametric approach to behavioral device modeling” Dragoljub (Gagi) Drmanac, Brendon Bolin, and Li-C.Wang, IEEE International Symposium on Quality of Electronic Design, 2010, pp 284-290
- [148] 2014 “Circuit Partitioning for Behavioral Full Chip Simulation Modeling of Analog and Mixed Signal Circuits” S. Alt, M.Marek-Sadowska and Li.-C. Wang, International Conference on System Modeling and Optimization, ICSMO 2014, Barcelona, Spain, pp 74-80.

2/8/2016