

Description	
 In-depth discussion of design process Synthesis (physical sythesis) Two basic algorithms – SAT and OBDD Verification 	-
Timing AnalysisTest and Validation	
 Lab assignments involve Independent software tools – SAT solver and OBDD package ModelSim and Design Compiler Three assignments (SAT, OBDD, design verification) 	
ECE 156B	2

















1/28/2014

