

Timing

General

- ◆ Timing analysis is usually done when layout is available
- ◆ Timing analysis at an early stage is not accurate because no detailed physical information is available

Combinational logic and timing DAG





FIGURE 11-3 A combinational logic circuit and its timing DAG.

ECE 156B

3

Type of Timing Paths




1. Input -> register
2. Register -> register
3. Register -> output
4. Input -> output

ECE 156B

4


Input delay constraint



ECE 156B

5


Output delay constraint



ECE 156B

6

Clock Scheduling



ECE 156B

7

Factors that affect timing




FIGURE 11-9 Factors affecting the timing of a synchronous circuit.

ECE 156B

8


Typical delay model

- ◆ Cell-based
 - Interconnect is not considered, yet
- ◆ Pin-to-pin delay
- ◆ Delay is a function of
 - Input transition
 - Output load
- ◆ [min, max] model
 - rising delay and falling delay

ECE 156B

9

Timing constraint



12 The period of the clock must be increased to compensate for skew, and must satisfy the constraint: $T_{clock} > t_{clk_to_output} + t_{comb_max} + t_{setup} + t_{skew}$

$$\text{◆ } T_{clock} > t_{clk_to_output} + t_{comb_max} + t_{setup} + t_{skew}$$

ECE 156B

10

Multiple clock domains





FIGURE 11-7 Path groups for a synchronous circuit with multiple clock domains.

◆ Clock skew = arrival time of clk_1 – arrive time of clk_2

ECE 156B

11

Timing Constraints




- ◆ $skew_{ij} = t_i - t_j > hold_{max} - LD_{min}$
 - i.e. $(hold - skew) < LD$
- ◆ $skew_{ij} = t_i - t_j < CP - LD_{max} - setup_{max}$
- ◆ CP: clock period
- ◆ LD: logic delay

ECE 156B


12

Static Timing Analysis



- ◆ Arrival time: input -> output, take max
- ◆ Required arrival time: output -> input, take min
- ◆ Slack = required arrival time - arrival time

False Paths



A circuit with false path





FIGURE 11-20 A circuit with false paths.

ECE 156B


17

Gate and Wire Model



r : resistance per unit length


c : capacitance per unit length



ECE 156B

18


Example of Model



ECE 156B

19

Delay Estimation




- ◆ $D_0 = R (C_0 + C_1 + C_2 + C_3)$
- ◆ $D_1 = D_0 + R_1 (C_1 + C_2 + C_3)$
- ◆ $D_2 = D_1 + R_2 C_2$
- ◆ $D_3 = D_1 + R_3 C_3$

ECE 156B

20

Interconnect Delay


◆ Interconnect delay is caused by parasitic capacitance and resistance



ECE 156B

21


Myth: Interconnect Dominates?



ECE 156B

22

Interconnect Size Scaling




- ◆ Wire width scales faster than wire height \Rightarrow wires are thinner and taller
- ◆ Wires are placed closer
- ◆ Coupling capacitance start to dominate substrate capacitance

ECE 156B

23

Other: Crosstalk Noise



- ◆ Crosstalk noise may cause
 - Glitch and logical error
 - Extra propagation delay

ECE 156B

24

Elimination of Timing Violation

Action	Effect
Increase clock period	Eliminates the violation, constrained by specifications
Reroute critical path	Reduce interconnect delays
Resize and substitute devices	Reduce device delays and improve setup and hold margins
Redesign clock tree	Reduce clock skew
Substitute a different algorithm	Reduce path delays
Substitute architecture	Reduce path delays
Pipeline/retiming	Reduce path delays
Change technologies	Reduce path and device delays

ECE 156B

25

Timing check: setup time

- ◆ The setup time constraint of a flip-flop specifies a time interval before the active edge of clock.
- ◆ Data must arrive before the interval.
- ◆ `$setup(data, posedge clk, 5);`

ECE 156B

26

Setup time example




FIGURE 11-23 The setup time constraint on *sys_clk* requires *sig_a* and *sig_b* to be stable during the setup interval located ahead of the active edge of the clock. *sig_b* violates the setup constraint.

Timing check: hold time

- ◆ The hold time constraint specifies an interval after the active edge of clock.
- ◆ Data must be stable in the interval.
- ◆ `$hold(data, posedge clk, 2);`

Hold time example




FIGURE 11-25 The hold time constraint on *sys_clk* is violated by *sig_a*.

Pulse Width

- ◆ The width of the clock pulse must not be too small.
- ◆ `$width(posedge clock_a, t_mpw);`

Clock Skew

- ◆ Signal skew is the arriving time difference of two signals.
- ◆ Clock skew should be low.
- ◆ `$skew(negedge clk1, negedge clk2, t_skew);`

Verilog timing check

- ◆ Verilog timing check provides only rough check
- ◆ Usually it needs a separate tool (timing analysis tool) to do the check
- ◆ It is not part of the verilog simulator nor part of the synthesis process