

Timing Analysis

Lecture 9

General

- ◆ Timing analysis can be done right after synthesis
 - But it can only be accurately done when layout is available
- ◆ Timing analysis at an early stage is not accurate because no detailed physical information is available


Tools

- ◆ Synopsys set of tools
- ◆ Design Compiler for synthesis and optimization
- ◆ Primitime is pretty much an industrial standard tool for timing analysis
 - Cell-based timing analysis
- ◆ Pathmill is a tool to calculate timing at transistor level

ECE 156A-B

3

A cell delay model



The delay of "a rising => c rising" is modeled as a function of (input slew, output load)

The delay of "a => c" is modeled assuming that "b" is at its steady value

wire delay is modeled differently or assumed to be included in the cell model

ECE 156A-B

4


Typical delay model

- ◆ Cell-based
 - Interconnect is considered by worst-case model
- ◆ Pin-to-pin delay ($a \Rightarrow c, b \Rightarrow c$)
- ◆ Delay is a function of
 - Input transition
 - Output load
 - Vdd and temperature
- ◆ [min, typ, max] model
 - Also separate rising delay and falling delay

ECE 156A-B

5


Cell-based timing analysis



ECE 156A-B

6

Type of Timing Paths to check




1. Input -> register
2. Register -> register
3. Register -> output
4. Input -> output

ECE 156A-B

7


Input delay constraint




ECE 156A-B

8

Output delay constraint




Clock Scheduling



$$\text{clock skew} = |t_i - t_j|$$

Timing constraint



- 12 The period of the clock must be increased to compensate for skew, and must constraint: $T_{clock} > t_{clk_to_output} + t_{comb_max} + t_{setup} + t_{skew}$.

$$\diamond T_{clock} > t_{clk_to_output} + t_{comb_max} + t_{setup} + t_{skew}$$

Timing check: setup time

- ◆ The setup time constraint of a flip-flop specifies a time interval before the active edge of clock.
- ◆ Data must arrive before the interval.
- ◆ `$setup(data, posedge clk, 5);`

Setup time example




FIGURE 11-23 The setup time constraint on *sys_clk* requires *sig_a* and *sig_b* to be stable during the setup interval located ahead of the active edge of the clock. *sig_b* violates the setup constraint.

Timing check: hold time

- ◆ The hold time constraint specifies an interval after the active edge of clock.
- ◆ Data must be stable in the interval.
- ◆ `$hold(data, posedge clk, 2);`

Hold time example




FIGURE 11-25 The hold time constraint on *sys_clk* is violated by *sig_a*.

Pulse Width

- ◆ The width of the clock pulse must not be too small.
- ◆ `$width(posedge clock_a, t_mpw);`


Clock Skew

- ◆ Signal skew is the arriving time difference of two signals.
- ◆ Clock skew should be low.
- ◆ `$skew(negedge clk1, negedge clk2, t_skew);`

Verilog timing check

- ◆ Verilog timing check provides only rough check
- ◆ Usually it needs a separate tool (timing analysis tool) to do the check
- ◆ It is not part of the verilog simulator nor part of the synthesis process

Timing Constraint Examples



- ◆ skew_{ij} constraint: $hold_{max} - (t_i - t_j) < LD_{min}$
 - i.e. $(hold - skew) < LD$
- ◆ skew_{ij} = $t_i - t_j < CP - LD_{max} - setup_{max}$
 - i.e. $LD < (clock - skew) - setup$

LD: Logic Delay

Factors that affect timing




FIGURE 11-9 Factors affecting the timing of a synchronous circuit.

Multiple clock domains




FIGURE 11-7 Path groups for a synchronous circuit with multiple clock domains.

◆ clock skew = arrival time of clk_1 – arrive time of clk_2

ECE 156A-B

21

Model to check via timing DAG (find worst LDs between FFs)





FIGURE 11-3 A combinational logic circuit and its timing DAG.

ECE 156A-B


22

Static Timing Analysis




- ◆ Arrival time: input \rightarrow output, (take max)
- ◆ Required arrival time: output \rightarrow input, (take min)
- ◆ Slack = required arrival time – arrival time

False Paths (don't affect timing)




Logical false path



ECE 156A-B

25


Dynamically Sensitized Paths



ECE 156A-B

26


A circuit with false path



ECE 156A-B

27

Gate and Wire Model




r : resistance per unit length
 c : capacitance per unit length



ECE 156A-B

28


Example of Model



ECE 156A-B

29

Delay Estimation




- ◆ $D_0 = R (C_0 + C_1 + C_2 + C_3)$
- ◆ $D_1 = D_0 + R_1 (C_1 + C_2 + C_3)$
- ◆ $D_2 = D_1 + R_2 C_2$
- ◆ $D_3 = D_1 + R_3 C_3$

ECE 156A-B

30

Interconnect Delay


- ◆ Interconnect delay is caused by parasitic capacitance and resistance



ECE 156A-B

31


Myth: Interconnect Dominates?



ECE 156A-B

32

Interconnect Size Scaling




- ◆ Wire width scales faster than wire height \Rightarrow wires are **thinner** and **taller**
- ◆ Wires are placed **closer**
- ◆ Coupling capacitance start to dominate substrate capacitance

ECE 156A-B

33

Other: Crosstalk Noise



- ◆ Crosstalk noise may cause
 - **Glitch and logical error**
 - **Extra propagation delay**

ECE 156A-B

34

Elimination of Timing Violation

Action	Effect
Increase clock period	Eliminates the violation, constrained by specifications
Reroute critical path	Reduce interconnect delays
Resize and substitute devices	Reduce device delays and improve setup and hold margins
Redesign clock tree	Reduce clock skew
Substitute a different algorithm	Reduce path delays
Substitute architecture	Reduce path delays
Pipeline/retiming	Reduce path delays
Change technologies	Reduce path and device delays

ECE 156A-B

35